Module description: Computer Engineering 1					
Module Code	t.BA.XX.CT1.10HS				
ECTS Credits	4				
Language of Instruction/Examination	German				
Organizational Unit	InES				
Module Coordinator	Juan-Mario Gruber				
Legal Framework	The module description is part of the legal basis in addition to the general academic regulations. It is binding. During the first week of the semester a written and communicated supplement can specify the module description in more detail.				
Module Characteristic	Type 3a 2 lecture lessons per semester week and class+ 2 lab bi-weekly lessons per semester and half-class				
Module Description	The module deals with the interaction of hardware and software for realising a computer system. It conveys the structure and functionality of a processor from the programmer's point of view and shows how programs are converted into executable machine code.				

<ul> <li>Information presentation and translation of programs</li> <li>Hardware architecture: CPU, memory, VO, bus</li> <li>Components and Functionality of a CPU</li> <li>Instruction set: Coding of instructions and operands</li> <li>Command processing</li> <li>Performance features of processors</li> </ul> Data transfer and memory organization <ul> <li>Addressing modes</li> <li>Memory access</li> <li>Integer data types, arrays, pointers</li> <li>Memory map</li> <li>Endianess</li> </ul> Arithmetic Logic Unit (ALU) <ul> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> </ul> Program sequence control, functions and subprograms <ul> <li>Compare and jump commands</li> </ul>
<ul> <li>Hardware architecture: CPU, memory, VO, bus</li> <li>Components and Functionality of a CPU</li> <li>Instruction set: Coding of instructions and operands</li> <li>Command processing</li> <li>Performance features of processors</li> </ul> Data transfer and memory organization <ul> <li>Addressing modes</li> <li>Memory access</li> <li>Integer data types, arrays, pointers</li> <li>Memory map</li> <li>Endianess</li> </ul> Arithmetic Logic Unit (ALU) <ul> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> </ul> Program sequence control, functions and subprograms
<ul> <li>Components and Functionality of a CPU</li> <li>Instruction set: Coding of instructions and operands</li> <li>Command processing</li> <li>Performance features of processors</li> </ul> Data transfer and memory organization <ul> <li>Addressing modes</li> <li>Memory access</li> <li>Integer data types, arrays, pointers</li> <li>Memory map</li> <li>Endianess</li> </ul> Arithmetic Logic Unit (ALU) <ul> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> </ul> Program sequence control, functions and subprograms
<ul> <li>Instruction set: Coding of instructions and operands</li> <li>Command processing</li> <li>Performance features of processors</li> </ul> Data transfer and memory organization <ul> <li>Addressing modes</li> <li>Memory access</li> <li>Integer data types, arrays, pointers</li> <li>Memory map</li> <li>Endianess</li> </ul> Arithmetic Logic Unit (ALU) <ul> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> </ul> Program sequence control, functions and subprograms
<ul> <li>Performance features of processors</li> <li>Data transfer and memory organization</li> <li>Addressing modes</li> <li>Memory access</li> <li>Integer data types, arrays, pointers</li> <li>Memory map</li> <li>Endianess</li> <li>Arithmetic Logic Unit (ALU)</li> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> <li>Program sequence control, functions and subprograms</li> </ul>
<ul> <li>Data transfer and memory organization</li> <li>Addressing modes</li> <li>Memory access</li> <li>Integer data types, arrays, pointers</li> <li>Memory map</li> <li>Endianess</li> <li>Arithmetic Logic Unit (ALU)</li> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> <li>Program sequence control, functions and subprograms</li> </ul>
<ul> <li>Addressing modes</li> <li>Memory access</li> <li>Integer data types, arrays, pointers</li> <li>Memory map</li> <li>Endianess</li> <li>Arithmetic Logic Unit (ALU)</li> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> <li>Program sequence control, functions and subprograms</li> </ul>
<ul> <li>Memory access</li> <li>Integer data types, arrays, pointers</li> <li>Memory map</li> <li>Endianess</li> <li>Arithmetic Logic Unit (ALU)</li> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> <li>Program sequence control, functions and subprograms</li> </ul>
<ul> <li>Integer data types, arrays, pointers</li> <li>Memory map</li> <li>Endianess</li> <li>Arithmetic Logic Unit (ALU)</li> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> <li>Program sequence control, functions and subprograms</li> </ul>
<ul> <li>Memory map</li> <li>Endianess</li> <li>Arithmetic Logic Unit (ALU)</li> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> <li>Program sequence control, functions and subprograms</li> </ul>
<ul> <li>Endianess</li> <li>Arithmetic Logic Unit (ALU)</li> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> <li>Program sequence control, functions and subprograms</li> </ul>
<ul> <li>Arithmetic Logic Unit (ALU)</li> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> <li>Program sequence control, functions and subprograms</li> </ul>
<ul> <li>Arithmetic and logical operations</li> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> <li>Program sequence control, functions and subprograms</li> </ul>
<ul> <li>Processor Status Registers and Flags</li> <li>Calculating with the ALU</li> <li>Integer casting</li> <li>Program sequence control, functions and subprograms</li> </ul>
<ul> <li>Calculating with the ALU</li> <li>Integer casting</li> <li>Program sequence control, functions and subprograms</li> </ul>
Integer casting     Program sequence control, functions and subprograms
Compare and jump commands
Structured coding
Mapping of control structures parameter transfer and stack frame
Exceptional Control Flow
Hardware Interrupts
Interrupt Service Routine
Vector table
Exceptions (Traps)
Linking
Tasks and functionality of a linker
Address resolution and relocation
Left Map and Symbol Table
Practical exercises
<ul> <li>Hardware-related programming internships on a concrete target system</li> <li>Working with Cross-Compiler, Assembler, Linker, Loader and Debugger</li> </ul>
Programming knowledge in C
Basics of digital technology

Learning Objectives	Students	Students			Competencies		Taxonomies		
(Competences)	You can explain how function calls and interrupts occur on a processor and apply the knowledge in your own programs.				M, F		K2, K3		
	You can describe the structure and function of a processor. You can explain how instructions are processed in a processor.				F		K1, K2		
	You can create system-oriented programs and transfer the knowledge into different programming languages. You know the possibilities of a toolchain and can set up and use a development environment.				М		K3		
	You understand how structures and data types of high- level languages are converted into executable machine code by the compiler. You will use this knowledge to optimize performance.				F, M		K2, K3		
	You can independently familiarize yourself with new microprocessor architectures.				SE, M		K2		
Performance Assessment	End-of-module exam	Assessment	Length (min.)	Weig	eighting Form				
	written exam	Grade	90	70	70 acc. to n agreeme				
	Performance assessment during the semester		Assessment	Length V (min.)		Veighting	Form		
	written exam		Grade	45	1	5	acc. to module agreement		
	Presentation Graded assignments during teaching semester			1		5	acc. to module agreement		
Classroom Attendance Requirement	None The labs have to be submitted on site during the lab lessons.								
Learning material									
Comments	Mandatory mid-term exam: Date according to course schedule. Missed exams: Dispensation in advance possible for justified cases. Afterwards only with medical certificate. Resit can be an oral exam. Missed exams without dispensation will receive a 1.0 grade. Labs: grading based on the presence and number of solved labs. Lab solutions (programs) have to be presented and explained to the lecturer. Semester end exam: Written exam or Moodle; documents and tools as according to specification. Covers the topics from lectures and labs.								